An Overview of Non-Destructive Testing Methods for Integrated Circuit Packaging Inspection
نویسندگان
چکیده
منابع مشابه
Overview of Non-Destructive Testing (NDT) Methods of Materials Evaluation
The opening paper of this symposium was dedicated to an overview of the existing state of the practice and the advantages and limitations of non-destructive testing methods for the evaluation of historic materials of construction. The methods discussed in this paper include the state of the practice in visual, rebound, penetration, and ultrasound methods, as well as the physical measurement of ...
متن کاملRobotic Non-Destructive Inspection
Automation of non-destructive testing (NDT) of engineering components and structures represents one of the strategic objectives of many industries. It enables increases in accuracy, precision and speed of inspection while reducing production time and associated labour costs in contrast to manual inspection. The use of robots can provide additional flexibility and autonomy to automated NDT. Auto...
متن کاملData fusion for automated non-destructive inspection
In industrial non-destructive evaluation (NDE), it is increasingly common for data acquisition to be automated, driving a recent substantial increase in the availability of data. The collected data need to be analysed, typically necessitating the painstaking manual labour of a skilled operator. Moreover, in automated NDE a region of an inspected component is typically interrogated several times...
متن کاملModern Non-destructive Physical Methods for Paintings Testing and Evaluation
There are several rapidly developing non-destructive physical methods that are increasingly used for the analysis and assessment of art objects. These technologies are posed to bring about drastic changes in the attribution and inventory characterization procedures carried out by museums, private collections, art dealers, and art community as a whole. Certainly today nondestructive evaluation (...
متن کاملAn approximation algorithm for testing memories of an integrated circuit
Memory testing of an integrated circuit is a real industrial challenge, and presents several interesting original combinatorial optimization problems. A simple model for testing a set of memories, taking into account their test time and power, is first presented. Feasible solutions consist on grouping memories into lots of a maximum fixed power. The aim is to minimize the overall test time for ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Sensors
سال: 2018
ISSN: 1424-8220
DOI: 10.3390/s18071981